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Background
In the recent years, there has been a growing demand for more efficient power manage-
ment schemes for computing domains such as mobile, enterprise, cloud computing, to 
name a few; and energy efficiency has become one of the main design goals for such 
schemes. For mobile processors, high performance and low energy have been among 
the main design targets for computer architects and hardware designers. But, the design 
process of such processors is yet to be fully adjusted to fulfill the needed goals. Power 
efficiency refers to not only low leakage currents and small switched capacitance, but 
also to the efficiency of the power distribution network, the power conversion circuitry, 
and the heat removal. Therefore, there is a clear demand for a holistic approach to power 
optimization and management that considers all these factors; and a general shift away 
from CPU-centric design thinking is taking place. In mobile systems, the focus should be 
on display, radio, and sensors; whereas in enterprise systems, memory, storage and net-
works are becoming increasingly important in terms of their power usage.
Abstract 
Power management is a major concern for computer architects and system design-
ers. As reported by the International Technology Roadmap for Semiconductors (ITRS), 
energy consumption has become one of the most dominant issues for the semicon-
ductor industry when the size of transistors scales down from 22 to 11 nm nodes. In 
this regard, current existing techniques such as dynamic voltage scaling, clock gating, 
and the Complementary metal-oxide semiconductor technology have shown their 
physical limits; therefore, scaling will no longer be a valid strategy for achieving power-
performance improvement. To overcome this critical issue in energy-efficient processor 
design, there is a clear demand for alternative solution. In this paper, an approach that 
provides a promising solution for energy reduction is proposed, by using a micro-
architectural technique referred to as variable stage pipelining, which can be further 
validated and extended to different application domains such as mobile and desktop. 
An analytical model for evaluating the relationship between the number of cores and 
the pipeline stage depth in a chip multi-processor is also proposed, based on which 
the optimal pipeline depth for various metrics are calculated.
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Recently, in order to save their battery life while yielding high performance, hand-
held devices such as laptops and mobile processors have been required to exhibit low-
power consumption. Even though the Complementary metal-oxide semiconductor 
(CMOS) and dynamic voltage scaling (DVS) technologies have potentials for achiev-
ing the power-performance, their effectiveness is expected to be greatly reduced as the 
process technology advances. With the shrinking CMOS minimum feature sizes, higher 
chip densities and lower operating voltages have led to the issue of voltage and tem-
perature (PVT) variability, which is one of the main challenges in the design of power-
efficient processors. With respect to power-aware processor design, the challenge is to 
develop an energy-delay optimization framework, which includes some methods for 
the energy-delay product (EDP). Other issues that stand out in power optimization and 
management design challenges are: (1) the statistical uncertainty about the workload, 
parameters and target system, and (2) a lack of benchmarks and evaluation techniques.
The important factors that have motivated our study of the multi-core power-per-
formance trade-offs are: (1) how will the technology transition from 22 to 11 nm nodes 
affect the design of power efficiency integrated with multi-processors (2) what is the 
impact of power-performance on the power efficiency of the chip?, and (3) what are the 
optimal number of pipeline depth and cores desired to achieve balanced tradeoffs in 
terms of power efficiency versus computational speed?
 It is expected that by 2020, the process technology size will be close to 7  nm (as 
depicted in Fig.  1). Therefore, existing techniques such as dynamic voltage and fre-
quency scaling (DVFS), CMOS, memory and process technology, if used, will be per-
forming under some limitations due to the shrinking process technology below 22 nm 
[1]. In this paper, a technique referred to as variable stage pipelining (VSP) is proposed 
as an alternative to the DVFS scheme for power saving purpose.
In an attempt to answer these questions discussed above, our previous work on power 
management in multi-core processors [3] has been improved in this paper, as follows:
  • State-of-the-art pipelining techniques in chip multi-processors (CMP) design are 
utilized and simulated, and their power and performance results are presented. It 
should be noted that so far, these techniques have mostly been tested on simple and 
Fig. 1 Technology trends in transistor scaling at 12 nm [2]
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well-known theoretical functions. To the best of our knowledge, earlier studies on 
power and performance on real time implementation are rare.
  • A mathematical model for the evaluation of the proposed approach is introduced, 
and then solved using a software program execution of code.
  • Different aspects of the power-performance efficiency are compared against each 
other using the existing techniques, and four performance metrics.
The rest of the paper is organized as follows. In "Related works", some related works 
on optimal pipelining are presented. In "Analytical modeling", an analytical modeling 
and description of our architectural framework is given. In "Experimental modeling", an 
experimental modeling and the simulation results are presented. In  "Conclusions", we 
conclude our work.
Related works
In the recent years, the exponential growth of process technology arises the problem of 
energy consumption has become the major constraints in chip manufacturing industries. 
It becomes the major problem in performance improvements in desktop to high-end pro-
cessors. In classic CMOS scaling, the increase in performance has been mostly achieved by 
increasing the instructions per cycle (IPC) and the clock frequency. These improvements 
arise from a substantial increase in the pipeline depth (so-called deeper pipelines). On the 
other hand, high-end data center designs have been driven by performance alone issues 
whereas power has become the main concern in microprocessor design. Therefore, both 
power and performance have to be taken into consideration even at the micro-architec-
tural level, and appropriate power/performance metrics have to be devised for simulation 
purpose. In [4], Kunkel and Smith studied the optimum pipeline depth and defined a set of 
performance metrics. Recently, this work has been revisited using performance-only met-
rics [5–7, 11], and some pipelined processor power models have been formulated.
There is a growing demand of low power design, and the increasing demand of proces-
sor performance improvements leads to deeper pipelines in processor design points. In 
[8], authors studied the optimum metric for various workloads and proposed a theo-
retical approach to find the power and performance trade-off and dynamically changing 
pipeline depth during program execution as described in [9–11]. In [12], authors dis-
cussed about minimizing power consumption to get the optimal power-performance 
under throughput constraints.
A measure of performance increase with pipeline depth is the change in CPI (cycles 
per instruction) [13]. This can be attributed to the following main reasons (1) adding 
more pipelines by using higher clock speeds and lower supply voltages generally lead 
to shorter logic depth. Thus, the delay would be considerably minimized. But, the real 
measure of performance optimization with pipeline depth is to consider the ratio MIPS/
BIPS, where MIPS stands for million instructions per second and BIPS stands for billion 
instructions per second, or to use the time per instruction (TPI) of the machine; (2) TPI 
is the product of CPI and the cycle time of the processor. As pipeline depth is increased, 
the cycle time goes down. This is attributed to the fact that the entire logic time is bro-
ken down into multiple numbers of intervals, but the total time taken to process an 
instruction is not increased. It should be noted that the results obtained in our previous 
Page 4 of 15Saravanan et al. Hum. Cent. Comput. Inf. Sci.  (2015) 5:28 
studies [3] are based on simulations using a particular system configuration, whereas in 
this paper, the micro-architecture is taken into consideration.
Nowadays, the voltage scaling techniques widely used technique for power savings. 
However, there is a huge concerns for future scaling due to advancement in process tech-
nologies. The energy reduction techniques are investigated and some studies on the vari-
able stage pipelining and alternative for existing DVFS techniques have been conducted 
in [3, 14, 15]. However, these studies focused on fixed pipeline depth during the program 
execution. Using such pipeline depth may be efficient for certain programs, but may also 
lead to optimal pipeline depth for other programs with different behaviors. In [14], it is 
argued that deactivating the pipeline stages and using a shallow pipeline can help reduc-
ing the processor’s power consumption. Most existing representative schemes for reduc-
ing the processor’s power consumption are localized and often application specific. On 
the other hand, understanding and modeling properly the emerging applications and the 
mobile user behaviors, as well as developing the metrics for user’s experience, are essen-
tial. The reason for doing so is that this will allow a system to decide how much power or 
energy should be allocated to a given computation [16].
In this paper, the approach used shows that the various intensities of workloads may 
cause the optimal pipeline depth and its corresponding cores. Our focus is on finding 
the relationship between pipeline depth and power consumption to the adopted variable 
stage pipelining. The pipeline stage unification and the number of cores of a chip multi-
processors are optimized simultaneously in order to derive the best possible power-per-
formance ratio.
Analytical modeling
Attaining low power consumption with high performance is a desirable goal for a num-
ber of applications that involve sensors, hand-held devices to high-end computing. Such 
systems are typically wasting unnecessary energy consumption through switching activ-
ity. Thus, it is necessary to study the energy consumption of the logic circuits. This can 
be expressed as:
From Eq. (1), the easiest way to minimize energy consumption is to scale the supply volt-
age Vcc. However, in CMOS circuits scaling Vcc can lead Vth (threshold voltage) to oper-
ate below threshold level hence causing a delay in τSwitching which in turn causes leakage 
energy component to become the dominant contributor to ETotal, especially for low 
activity (α) factors. There are many studies on minimizing energy consumption ETotal as 
suggested in [17–19].
The overall power consumption is expressed as follows:
where A is the activity factor and C is the capacitance and the second term represents 
the static power consumption due to the leakage current, Ileak. From Eq.  (2), it can be 
deduced that reducing the frequency has a good impact on the battery life of the PC 
at the expense of performance and also shows that Ileak has dependance on Vth. For the 
(1)ETotal = α · (1/2 · CLoad · V
2
cc)+ ILeak · Vcc · τSwitching .
(2)P = A× C × V 2 × f + VIleak ,
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every technology generation, Vth should be decreased according to Vcc scaling [20]. Thus 
the total power consumption will be dominated by leakage current Ileak as technology 
progresses. This is also suggested in Eq. (2) that reducing the supply voltage is the most 
effective way of reducing power consumption. But it is also understood that halving the 
voltage also reduces the processor’s maximum operating frequency which in turn leads 
to performance loss. In order to compensate this performance loss, we can use either 
parallel or pipelined implementations. Also, DVFS and pipelining are among the most 
popular techniques to reduce the frequency of the processor, but their applications are 
limited only to single-core processors. In case of multi-core processors, these techniques 
are less effective.
But how the pipelining and parallel implementations are useful for reducing the power 
consumption? In research paper [20] illustrate that the leakage current is the dominant 
source of energy consumption in scaled transistors. Because, sub-threshold and leak-
age current both depend on the total gate count, transistors and gate width, a pipelined 
approach makes substantial contribution in reducing the leakage current. As noted, 
pipelining gives the low-power processor solution because it always runs at low voltage 
[21]. With this insight, we propose an alternate solution for power-efficient processor 
design using pipelining concept called variable stage pipelining (VSP).
Power‑performance vs. pipeline stage unification degree
As described in [3], for a given technology, both the instructions per second (IPS) and 
the instructions per cycle (IPC) are considered as performance metrics in the processor 
pipeline design, leading to the following relationship:
where IPCN, fN, and IPSN are respectively the IPC, the frequency and the IPS of the 
N-core processor. Now, lets consider a hypothetical uni-core processor that performs 
the tasks in the same time as that of a N-core processor. The execution time of a uni-core 
processor is given by,
where IC is the number of instructions executed by the core. On the other hand, the 
executing time of a N-core processor is given by
Since both execution times are equal and the workload tends to be equally divided 
among the cores in the multi-core processors, we get ICN = IC/N  for the same pro-














(V − 2× Vth)× IPC
N × IPCN
+ 2× Vth.
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The typical values of IPC, V, Vth are known, precisely these are: 1.0245, 1 Volt and 0.20 
Volt respectively [23]. Substituting those values and using Eq. (3) yields
If α is the unification degree under the variable stage pipelining, the following relation-
ship can be obtained:
Thus, from Eqs. (7) and (8), the following relationship between the power performance 
and the unification degree under the VSP approach can be obtained:
Energy reduction with VSP
In this section, the energy reduction of the variable stage pipelining and its optimality 
are evaluated. According to the proposed VSP [3], the energy-delay product is used as 
the power-performance metric based on the VSP history information. Consider three 
metric α1, α2, α3:
1. Higher workload Metric-α1 and Corresponding unification degree-β1
2. Medium workload Metric-α2 and Corresponding unification degree-β2
3. Light workload Metric-α3 and Corresponding unification degree-β3
In order to estimate the energy consumption using the VSP approach, we have investi-
gated how the performance and power will change as the unification degree varies for 
the diverse processor cores. The relationship between various metrics and their power-
performance implications have been derived as follows.
(a) IPS To find the optimal depth, Eq. (9) is considered as the basis for further analysis 
of the various power-performance metrics. For a N-core processor, the relationship 
of IPS with respect to the metric is obtained from Eq. (9) as: 
 For β1 > β2 > β3, and α1 < α2 < α3, assuming α and fmax are constant, the rela-
tionship between N and βN is obtained as: 
 In Eq.  (11), as the number of cores increases, the metric also increases. But still N 
cannot be increased beyond a certain value due to energy constraints. Thus, IPS is not 
as reliable as it should be since it does not take the power into account and it is con-
sidered as performance-only metric. This necessitates the need to analyze the Energy-
Delay Product (EDP) to serve as the power-performance metric, which is suitable for 














α × N × βN
fmax
≤ 10.245.
(11)IPS = N × β .
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(b) E-Metric We assume the following for the Energy-Delay-Product (EDP) analysis: 
For a N-core processor, assuming that N, fmax and α are constants, the metric is 
proportional to the square of the unification degree. Therefore, for β1 > β2 > β3, 
and α1 > α2 > α3. By considering Eq. (9) and by assuming that the voltage scales 
linearly with the frequency with respect to power, the following relationship is 
derived: 
 In Eq. (12), we see that as the metric increases, the pipeline stages decrease. When 
N increases, IPS also increases since IPS/W is a power-performance metric; but on 
the other hand, the power increases too. Therefore, N cannot exceed a certain value. 
If that happen, it will result to a decrease in the metric. For higher metric, N should 
neither be high nor low.
(c) EDP Metric By considering Eq.  (9) and assuming that voltage scales linearly with 
frequency with respect to (Power × IPSN), the following relationship can be 
obtained: 
 In Eq. (13), we see that as the metric increases, the pipeline stages decrease. When 
N increases, there is an increase in IPS due to IPS2/W  which in turn leads to 
increase in power too. Therefore, N cannot go beyond a certain value. If it exceeds 
the limit, results in decrease the metric. Hence, for the higher metric, N should be 
either high or low.
(d) ED 2 P Metric By considering Eq. (9) and by assuming that the voltage scales line-
arly with the frequency with respect to (Power × IPSN 2), the following relationship 
can be obtained: 
where K is a constant used in the experiment. According to BIPS3/W , the CMP 
(chip multi-processor) configuration consists of large number of fairly narrow 
cores. Wider cores are considered to be too much power hungry to be competitive.
Proposed low power architectural technique
Our proposed approach VSP, saves the energy consumption in two ways: First, this 
method reduces the total load capacitance of the clock driver by stopping the clock 
signal to “by-passed” the pipeline registers. Second, it reduces the clock cycle count 
of the program execution by reducing the number of pipeline stages. In order to 
decrease the number of pipeline stages by by-passing a few stages, we enable the fol-
lowing functionalities for the clock/full-time clock, the part-time clock, and the uni-
fication signal:
  • The full-time clock signal is always active regardless of the unification.
  • The part-time clock signal is deactivated when the pipeline stages are unified. It is 
active when they are not unified.
(12)






N × βN × fmax
α
≤ 10.245.
(14)N × βN × K ≤ 10.245,
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  • The unification signal indicates the pipeline stage unification. Since the pipe-
line register between two adjacent combinatorial logic circuits is inactive or by-
passed, the two logic circuits operate together as a single stage.
In order to by-pass a pipeline register, we have used two methods. In the first one, the 
pipeline register logic is organized in such a way that a signal can pass through it regard-
less of the clock signal when the VSP is enabled. This solution can be implemented if the 
pipeline registers are made up of transparent latches. It is simple, but its drawback is the 
cost-effectiveness of using transparent latches in the pipeline. In the second method, the 
logic gates and multiplexors are involved. The multiplexors are meant to decide which 
pipeline registers are active and which ones are to be shutdown when the unification 
signal is applied. An example of this solution is shown in [24].
Pseudo-code of the variable stage pipelining algorithm
The implementation of the proposed VSP approach consists of four modules as shown 
in Algorithm 1. The execution of this algorithm is shown in Fig. 2 and its output is shown 
in Fig. 3.
Experimental modeling
In this section, the optimal unification degree and power-performance of the proposed 
VSP technique are quantitatively measured. To study the effect of different pipeline 
depths on various cores, we have varied the number of cores of a modern superscalar 
processor architecture, which has out-of-order execution simulator in the Simple-Sca-
lar Toolset (so-called M-Sim [25]), Table 1 lists the processor configuration and clock 
Fig. 2 Flow chart of proposed algorithm
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frequency assumptions. M-Sim is a multi-threaded micro-architectural simulation envi-
ronment with a detailed cycle-accurate model for the key pipeline structures which is 
similar to the current processor architectures. For power estimations, M-Sim includes 
the Wattch framework as applied to Simple-Scalar. Various applications such as heavy, 
moderate and light are provided so that the processor can perform the power-perfor-
mance analysis. The simulation results have been obtained for various cores such as 2, 
4, 8, 16, and 32 cores. Based on these results [3], it has been concluded that beyond 32 
cores, the number of non-architectural registers available for a core will be 0. Hence, 
the number of cores beyond 32 cannot be achieved in M-Sim. The pipeline depth is cal-
culated for each scenario and the optimal pipeline depth-core combination is derived. 
Figure 3 shows the actual readings for power and energy consumption, as collected from 
the program execution of using VSP techniques.
Results of VSP and optimum analysis
We have studied the optimum number of cores among several pipeline stage unification 
degrees. In this subsection, we study the optimality by adopting the VSP technique. We 
assumed the total number of instructions as 10 KIPS, Issue-width = 8. In a few of the 
benchmarks (MiBench) the obtained simulation results for various cores such as 2, 4 and 
8 are given below: Total simulation time = 10, 20 and 40 sec respectively; Total Power 
Algorithm 1 Pseudo code of the proposed VSP
implementation
1: /* Benchmark program parameters and VSP
configuration */




6: cache access frequency;
7: num of int;
8: float point op;
9: }
10: /* Applications run by the user */

















1: /* Decision Module */
2: decision module()
3: {
4: comm task queue()
5: {
6: fetch next app();
7: }
8: }
9: /* VSP History Cache */
10: open VSP history cache()
11: {
12: compare app id();
13: if(cache hit)
14: comm VSP control module()
15: {
16: send VSP config();
17: }
18: else
19: move app id to cache();
20: }
21: write to VSP history cache()
22: {
23: if(app exe > threshold)
24: {
25: write app;
26: write VSP Config;
27: }
28: }
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Dissipation = 718.5, 1465.1 and 3006.9; Throughput IPC = 1.69, 3.4 and 7.3 respectively. 
By using these, the performance and optimal pipeline depth for various metrics have 
been calculated as follows.
(a) IPS Metric Pipeline depths for various configurations such as 2, 4, 8 and their cor-
responding pipeline stage unification degrees are 2, 1.5, 1.25 respectively. For the 
obtained results of the IPS metrics and the fmax values of each configuration, we 
obtained the following relationship: 
Fig. 3 Sample output of proposed VSP approach
Table 1 Processor configuration and Clock frequency assumptions
Parameters Alpha 21264 processor
Fetch, issue, commit-width 4,4 (int), 2 (float), 11
Reorder buffer size 80
Issue window 20 (int), 15 (float)
Load/store queue 32 (load), 32 (store)
Register file 160
Floating-point ALU 1 adder, 1 multiplier
Integer ALU 4 adder, 4 multiplier
L1 Data, instruction-cache 512642
Dtlb, Itlb 164128, 132128 (fully associative)
Clock frequency rate f(β1 = 1, β2 = 1.5, β3 = 2) 100 %, 66.7 %, 50 %
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(b) E-Metric The pipeline depths for various configurations such as 2, 4, 8, 16, 32 and 
their pipeline stage unification degrees are 1, 1, 1.25, 1.5, and 2 respectively. For the 
obtained results of the IPS/W metrics, and the fmax and power consumption (ρ) 
values of each configuration, we have obtained the following relationship: 
 where β = IPSN
ρ
 and k1 (where k1 = 2.8× 10−3) is the technology design parameter.
(c) EDP Metric The pipeline depths for various configurations such as 2, 4, 8, 16, 32 
and their pipeline stage unification VSP degrees are 1, 1, 1.25, 2, and 3.5 respec-
tively. For the obtained results of the IPS2/W  metrics, and the fmax and power 
consumption (ρ ) values of each configuration, we have obtained the following rela-
tionship: 




 and k1 is the technology design parameter.
(d) ED2P Metric The pipeline depth for various configurations such as 2, 4, 8 and their 
pipeline stage unification degrees are 2, 1.5, and 1.25 respectively. For the obtained 
results of the IPS/W metrics, and the fmax and power consumption (ρ) values of 
each configuration, we have obtained the following relationship: 




 and k1 is the technology design parameter. 
Analysis and discussions
In this section, we present an analysis of the relationship between the number of cores 
and pipeline stage depths. The results have been recorded for the different metrics with 
their various VSP unification degrees as shown in Table 2.
In Fig. 4, it can be observed that there is an increase in the number (N) of cores, which 
in turn has led to an increase in the performance and unification degree as well. Thus, 
the optimal point shifts towards the deeper pipelines with higher number of cores. In 
Fig. 5, it can be observed that there is also an increase in the number (N) of processor 
core, which has led to an increase in the energy per delay (IPS/W) and a decrease in 
(15)










N × βN × k1 × fmax
α
≤ 10.245,
(18)N × βN × k1 ≤ 10.245,
Table 2 EDP results vs. VSP unification degree
IPS E‑Metric EDP ED2P
No. of cores VSP degree No. of cores VSP degree No. of cores VSP degree No. of cores VSP degree
2 2 2 1 2 1 2 2
4 1.5 4 1 4 1 4 1.5
8 1.25 8 1.25 8 1.25 8 1.25
16 0 16 1.5 16 2 16 0
32 0 32 2 32 3.5 32 0
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the unification degree. Thus, the optimal point shifts towards the shallower pipelines, 
with a medium number of cores. Also, in Figs. 6 and 7, it can be observed that there is 
an increase in the number (N) of cores and a decrease in the unification degree, which 
have led to an increase in both the energy-delay product (IPS2/W ) and ED2P (IPS3/W ). 
Thus, this metric’s optimal point shifts towards the medium core with very low pipeline 
stages and a higher number of cores with shallower pipeline stages for the ED2P. Over-
all, from the simulation results, it was observed that the optimal number of cores—pipe-
line stage depth combination is a 8 core processor with a VSP unification degree of 1.25 
for all the metrics. Such a configuration will yield the maximum performance without 
compromising the power consumption. As observed from the results obtained for ED2P, 
beyond 16 cores will give rise to inconsistent results due to the memory coherency.
From the analysis of the performance and the energy-delay product metrics, it can be 
argued that the optimal point varies for different metrics. By considering performance-
only metrics such as IPS and ED2P, the optimal number of cores lies between higher and 
lower pipeline stage unification degree. When considering power-performance metrics 
such as E and EDP, the optimal number of cores lies between low-medium number of 
cores with low-moderate number of pipeline stages. Thus, it can be concluded that when 
Fig. 4 IPS vs. VSP unification degree
Fig. 5 E-Metric vs. VSP unification degree
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both power and performance are taken into account, a medium number of cores with 
moderate number of pipeline stages will be the optimal configuration.
Limitations and future enhancement
The proposed VSP configuration requires the preferred workload characteristics. The 
successful detection of workload characteristics may help to optimize the power mod-
eling. The current limitation of this proposed approach is to predict the workload char-
acteristics by using the history information and the power reconfigurations are usually 
programmed well in advance of the actual program execution, similarly branch pre-
diction also required in out-of-order processors. Hence, the future development of 
hardware prototype VSP power model is based on understanding the workload charac-
teristics and optimized hardware scheduling algorithm in order to improve the power/
performance efficiencies.
Conclusions
In this paper, a VSP-based micro-architectural power saving technique for bal-
anced power-performance trade-offs is proposed and its efficiency in terms of several 
Fig. 6 EDP vs. VSP unification degree
Fig. 7 ED2P vs. VSP unification degree
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performance metrics is demonstrated by experiments. An analytical model is also pro-
posed to analyze the relationship between the number of cores and the pipeline stage 
depth. The proposed method can be applied to explore energy efficient design points in 
multi-threaded multi-core CPUs. The simulation findings have revealed that the opti-
mal number of cores—pipeline stage depth combination is an 8 core processor with a 
VSP unification degree of 1.25 among all the studied metrics. Such a configuration will 
give a good trade-off between power and performance. In future, we intend to compare 
the proposed VSP-based scheme against some benchmark schemes, using the multi-
threaded micro-architectural simulation environment, and performance metrics. Our 
estimates show that using VSP technique saves energy consumption approximately 2 % 
as shown in Fig. 3. Though the % improvement is moderate, VSP technique is quite use-
ful as the technology progresses in future mobile, laptop and desktop processors.
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